MATLAB SIMULINK HDL CODER 1 Instrukcja Użytkownika Pobierz pdf (Strona 40)

9/21/2011

40

Challenges:

Testing algorithms on real hardware

 Motivation:

building confidence

 But …… interfaces with

p

eri

p

herals

86

pp

& rest of the system needed

 Difficult to construct testbenches in

real hardware

Demo: Re-Use System Level test bench

FPGA-in-the-Loop verification

Digital Down Converter

Integration with FPGA

development boards

87

Automatic creation of

FPGA-in-the-Loop

verification models

1 2 ... 35 36 37 38 39 40 41 42 43 44 45 46

Komentarze do niniejszej Instrukcji

Brak uwag