
9/21/2011
42
From Algorithm to FPGA Implementation
MATLABMATLAB
® ®
andand SimulinkSimulink
®®
Algorithm and System DesignAlgorithm and System Design
Model Refinement for HardwareModel Refinement for Hardware
Back Annotation
EDA Simulator LinkEDA Simulator Link
ModelSimModelSim
HDL CoHDL Co--SimulationSimulation
SimulinkSimulink HDL CoderHDL Coder
RTL CreationRTL Creation
Behavioral Simulation
90
Map
Place & Route
Synthesis
Static Timing Analysis
Timing Simulation
Functional Simulation
EDA Simulator LinkEDA Simulator Link
FPGAFPGA--inin--thethe--LoopLoop
Agenda
9:45
Welcome
10:00
Reduce FPGA Develo
ment Time with Model-Based Desi
n
11:00
Break
11:15
Integrated HDL Verification
12:00
Xilinx Target-optimized FPGA Design Using MATLAB and Simulink
91
14:15
FPGA Design Optimization Techniques
15:45
Q&A, Summary and Wrap-up
Komentarze do niniejszej Instrukcji