MATLAB SIMULINK HDL CODER 1 Instrukcja Użytkownika Strona 42

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 46
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 41
9/21/2011
42
From Algorithm to FPGA Implementation
MATLABMATLAB
® ®
andand SimulinkSimulink
®®
Algorithm and System DesignAlgorithm and System Design
Model Refinement for HardwareModel Refinement for Hardware
Implement Design
Verification
Back Annotation
EDA Simulator LinkEDA Simulator Link
ModelSimModelSim
HDL CoHDL Co--SimulationSimulation
SimulinkSimulink HDL CoderHDL Coder
RTL CreationRTL Creation
Behavioral Simulation
90
Implement
Design
Map
Place & Route
Synthesis
Verification
Static Timing Analysis
Timing Simulation
Functional Simulation
EDA Simulator LinkEDA Simulator Link
FPGAFPGA--inin--thethe--LoopLoop
Agenda
9:45
Welcome
10:00
Reduce FPGA Develo
p
ment Time with Model-Based Desi
g
n
p
g
11:00
Break
11:15
Integrated HDL Verification
12:00
Xilinx Target-optimized FPGA Design Using MATLAB and Simulink
13:15
Lunch
91
13:15
Lunch
14:15
FPGA Design Optimization Techniques
15:45
Q&A, Summary and Wrap-up
Przeglądanie stron 41
1 2 ... 37 38 39 40 41 42 43 44 45 46

Komentarze do niniejszej Instrukcji

Brak uwag